2 Gb/s Decision Feedback Equalizer in 3.3 V 0.35 µm CMOS

H. Bengtson and C. Svensson (Sweden)

Keywords

comparator, current summation, decision feedback equalizer, feedback filter, parallelism, intersymbol interference, Schmitt trigger

Abstract

A 2 Gb/s decision feedback equalizer is implemented in a 0.35 m CMOS process and experimentally demonstrated. Speed is enhanced through optimization of the unavoidable loop in a decision feedback equalizer, parallelism, differential current mode frontend, fast sense amplifier style comparators and single-phase flip-flops.

Important Links:

• DOI:
• From Proceeding (449) Circuits, Signals, and Systems - 2004

Go Back