A. Agarwal∗ and R. Shankar∗
[1] G. Desoli & E. Filippi, An outlook on the evolution of mobileterminals: From monolithic to modular multi-radio, multi-application platforms, IEEE Magazine CAS, 6(2), 2006, 17–29. [2] J. Ahmed Meine & W. Wayne, Multiprocessor system-on-chips(Amsterdam, Boston, London, New York, Tokyo: MorganKaufamann Publisher, 2005). [3] L. Benini & G.D. Micheli, Networks on chip: A new SOCparadigm, IEEE Computer, 35(1), 2002, 70–78. [4] A. Hemani, A. Jantsch, S. Kumar, A. Postula, J. ¨Oberg, M.Millberg, & D. Lindqvist, Network on chip: An architecturefor billion transistor era, Proc. of IEEE NorChip Conference,2000, 8–12. [5] D. Bertozzi & L. Benini, Xpipes: A network-on-chip architec-ture for gigascale system-on-chip, IEEE Circuits and Systems,4(1), 2004, 18–31. [6] E. Cota, M. Kreutz, C.A. Zeferino, L. Carro, M. Lubaszewski,& A. Susin, The impact of NoC reuse on the testing ofcore-based systems, 21st Proceedings of VLSI, 2003, 128–133. [7] A. Jantsch & H. Tenhunen. Networks on Chip (Boston, Dor-drecht, London: Kluwer Academic Publisher, 2003). [8] S. Kumar, A. Jantsch, J-P. Soininen, M. Forsell, M. Millberg,J. Oberg, K. Tiensyrja, & A. Hemani, A network on chiparchitecture and design methodology, IEEE Computer SocietyAnnual Symposium on VLSI, 2002, 117–124. [9] X. Jiang, W. Wolf, J. Hankel, & S. Charkdhar, A methodologyfor design, modelling and analysis for networks-on-chip, IEEEInternational Symposium on Circuits and Systems, 2005, 1778–1781. [10] A. Agarwal & R. Shankar, A layered architecture for NOCdesign methodology, IASTED ICPDCS, 2005, 659–666. [11] P.P. Pande, C. Grecu, M. Jones, A. Ivanov, & R. Saleh, Per-formance evaluation and design trade-offs for network-on-chipinterconnect architectures, IEEE Transactions on Computers,54(8), 2005, 1025–1040. [12] Semiconductor Industry Association, The internationaltechnology roadmap for semiconductors (ITRS) 2001,http://public.itrs.net/Files/2001ITRS/Home.htm. [13] H. Sutter, The free lunch is over: A fundamental turn towardconcurrency in software, Dr. Dobb’s Journal, 30(3), 2005. [14] D.R. Butenhof, Programming with POSIX threads, (Boston,London, Paris, New York: Addition-Wesley, 1997). [15] M. Guler, S. Clements, N. Kejriwal, L. Wills, B. Heck, & B.G.Vachtsevanos, Rapid prototyping of transition managementcode for reconfigurable control systems, 13th IEEE Interna-tional Workshop on Rapid System Prototyping, 2002, 76–83. [16] J. Burch, R. Passerone, & A.L. Sangiovanni-Vincentelli, Over-coming heterophobia: modelling concurrency in heterogeneoussystems, IEEE International Conference on Application ofConcurrency to System Design, 2001, 13–32. [17] G.H. Hilderink, Graphical modelling language for specifyingconcurrency based on CSP, IEEE Proceedings on SoftwareEngineering, 150(2), 2003, 108–120. [18] S. Chrobot, Modelling communication in distributed systems,IEEE International Proceeding in Parallel Computing in Elec-trical Engineering, 2002, 55–60246 [19] T. Murphy, K. Crary, R. Harper, & F. Pfenning, A symmetricmodal lambda calculus for distributed computing, AnnualIEEE Symposium on Logic in Computer Science, 2004, 286–295 [20] A. Girault, B. Lee, & E.A. Lee, Hierarchical finite statemachines with multiple concurrency models, IEEE Transactionon CAD of Integrated Circuits and Systems, 18(6), 1999,742–760. [21] M. Barrio & P.D.L. Fuente, A Formal Model of Concurrencyfor Distributed Object-Oriented Systems, IEEE InternationalComputer Science Conference on Software Engineering, 1997,466–474. [22] D. Sangiorgi., Expressing mobility in process algebras: First-order and higher-order paradigms. Ph.D. thesis, ComputerScience Department, University of Edinburgh, May 1993. [23] V.D. Bianco, L. Lavazza, & M. Mauri, Model checking UMLspecifications of real time software, 8th IEEE InternationalConference on Complex Computer Systems, 2002, 203–212. [24] J. Magee & J. Kramer, Concurrency state models and Javaprograms, (West Sussex England: John Wiley & Sons, 1999).
Important Links:
Go Back
