POWER-AWARE MULTI-LEVEL AND-XOR NETWORK SYNTHESIS

Ritesh Parikh and Santanu Chattopadhyay

References

  1. [1] E.M.Sentovich, K.J.Singh, C. Moon,H. Savoj, R.K. Brayton,&A. Sangiovanni-Vincentelli, Sequential circuit design usingsynthesis and optimization (SIS), International Conference onComputer Design, Cambridge, USA, 1992, 328–333.
  2. [2] R. Brayton, G. Hachtel, & A. Sangiovanni-Vincentelli, Mul-tilevel logic synthesis, Proceedings of IEEE, 78(2), 1990,264–300.
  3. [3] R.K. Brayton, C. McMullen, G.D. Hatchel, & A. Sangiovanni-Vincentelli, Logic minimization algorithms for VLSI synthesis(Norwell, MA: Kluwer, 1984).
  4. [4] S. Chattopadhyay, S. Roy, & P.P. Chaudhuri, KGPMIN:An efficient multilevel multioutput AND-OR-XOR minimizer,IEEE Transactions on CAD of Integrated Circuits and Systems,16(3), 1997, 257–265.
  5. [5] J. Saul, An algorithm for the multi-level minimization of Reed–Muller representations, International Conference on ComputerDesign, Cambridge, USA, 1991, 634–637.
  6. [6] T. Sasao & P. Besslich, On the complexity of Mod-2-sumPLA’s, IEEE Transactions on Computers, 39, 1990, 262–265.
  7. [7] N.S. Kim, T. Austin, J.S. Hu, & M. Jane, Leakage current:Moore’s law meets static power, IEEE Computer, 36(12), 2003,68–75.
  8. [8] A. Shen, A. Ghosh, S. Devadas, & K. Keutzer, On averagepower dissipation and random pattern testability of CMOScombinational logic networks, International Conference onComputer Aided Design, Santa Clara, CA, 1992, 402–407.
  9. [9] S.M. Kang, Accurate simulation of power dissipation in VLSIcircuits, IEEE Journal of Solid-State Circuits, 35, 1986,889–891.
  10. [10] B. Kapoor, Improving the accuracy of circuit activity measure-ment, International Workshop on Low Power Devices, Napa,USA, 1994, 111–116.
  11. [11] F. Najm, Transition density: A new measure of activity indigital circuits, IEEE Transactions on CAD for IntegratedCircuits and Systems, 12(2), 1993, 310–323.
  12. [12] L. Benini, M. Favalli, & B. Ricco, Analysis of hazard con-tributions to power dissipation in CMOS ICs, InternationalWorkshop on Low Power Devices, Napa, USA, 1994, 27–32.
  13. [13] M.A. Cirit, Estimating dynamic power consumption of CMOScircuits, International Conference on Computer Aided Design,1987, 534–537.
  14. [14] S.N. Pradhan & S. Chattopadhyay, Two-level AND-XORnetwork synthesis with area-power trade-off, InternationalJournal on Computer Science and Network Security, 8(9),2008, 365–375.
  15. [15] U. Narayanan & C.L. Liu, Low power logic synthesis for XORbased circuits, International Conference on Computer Design,Austin, Texas, 1997.
  16. [16] M. Davio, Y. Deschamps, & A. Thayse, Discrete and SwitchingFunctions (New York: McGraw-Hill, 1978).

Important Links:

Go Back