A NOVEL MULTILEVEL INVERTER TOPOLOGY FOR SYMMETRIC AND ASYMMETRIC SOURCE CONFIGURATION WITH REDUCED DEVICE COUNT, 1-9.

Dhananjay Kumar, Rajesh K. Nema, Sushma Gupta, and Sudeshna Ghosh

View Full Paper

References

  1. [1] M.H. Khooban, M. Gheisarnejad, H. Farsizadeh, A. Ma-soudian, and J. Boudjadar, A new intelligent hybrid con-trol approach for DC–DC converters in zero-emission ferryships, IEEE Transactions on Power Electronics, 35(6), 2019,5832–5841.
  2. [2] K.K. Gupta, A. Ranjan, P. Bhatnagar, L.K. Sahu, and S. Jain,Multilevel inverter topologies with reduced device count: Areview, IEEE Transactions on Power Electronics, 31(1), 2015,135–151.
  3. [3] D. Kumar, R.K. Nema, and S. Gupta, A comparative reviewon power conversion topologies and energy storage system forelectric vehicles, International Journal of Energy Research,44(10), 2020, 7863–7885.
  4. [4] N. Vafamand, A. Khayatian, and M.H. Khooban, Stabilisationand transient performance improvement of DC MGs withCPLs: Non-linear reset control approach, IET Generation,Transmission & Distribution, 13(14), 2019, 3169–3176.
  5. [5] M.F. Kangarlu, and E. Babaei, A generalized cascaded mul-tilevel inverter using series connection of submultilevel invert-ers, IEEE Transactions on Power Electronics, 28(2), 2012,625–636.
  6. [6] E. Babaei, S.H. Hosseini, G.B. Gharehpetian, M.T. Haque,and M. Sabahi, Reduction of DC voltage sources andswitches in asymmetrical multilevel converters using a noveltopology, Electric Power Systems Research, 77(8), 2007,1073–1085.
  7. [7] N. Vafamand, M.M. Mardani, M.H. Khooban, F. Blaabjerg,and J. Boudjadar, Pulsed power load effect mitigation inDC shipboard microgrids: A constrained model predictiveapproach, IET Power Electronics, 12(9), 2019, 2155–2160.
  8. [8] E. Babaei, S. Laali, and Z. Bayat, A single-phase cascadedmultilevel inverter based on a new basic unit with reducednumber of power switches, IEEE Transactions on IndustrialElectronics, 62(2), 2014, 922–929.
  9. [9] Y. Hinago and H. Koizumi, A single-phase multilevel in-verter using switched series/parallel DC voltage sources,IEEE Transactions on Industrial Electronics, 57(8), 2009,2643–2650.
  10. [10] J. Ebrahimi, E. Babaei, and G.B. Gharehpetian, A new mul-tilevel converter topology with reduced number of power elec-tronic components, IEEE Transactions on Industrial Electron-ics, 59(2), 2011, 655–667.
  11. [11] A. Mokhberdoran, and A. Ajami, Symmetric and asymmetricdesign and implementation of new cascaded multilevel invertertopology, IEEE Transactions on Power Electronics, 29(12),2014, 6712–6724.
  12. [12] H. Vahedi, and K. Al-Haddad, Real-time implementation ofa seven-level packed U-cell inverter with a low-switching-frequency voltage regulator, IEEE Transactions on PowerElectronics, 31(8), 2015, 5967–5973.
  13. [13] R. Agrawal, and S. Jain, An Improvisation of CCS-MLItopology in terms of maximization of levels, IETE Journal ofResearch, 63(5), 2017, 651–661.
  14. [14] E. Babaei, S. Laali, and Z. Bayat, A single-phase cascadedmultilevel inverter based on a new basic unit with reducednumber of power switches, IEEE Transactions on IndustrialElectronics, 62(2), 2014, 922–929.8

Important Links:

Go Back